



SEMICONDUCTOR DEVICE

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates to a semiconductor device such as a MOS FET and, particularly, to a semiconductor device for switching.

Description of Related Art

MOS FETs (metal oxide semiconductor field effect transistors) include a so-called trench-type MOS FET, which has a trench formed in a surface of a silicon substrate thereof. The MOS FET includes a plurality of cells each having a source region, a drain region, a channel region provided between the source region and the drain region, 15 and a gate electrode. In each of the cells of the trench-type MOS FET, the source and drain regions and the gate electrode are disposed so that a channel is formed alongside an interior side surface of the trench.

This allows for microminiaturization of the cells 20 (devices), so that the number of cells per unit area can be increased by densely arranging the microminiaturized cells. Thus, a channel formation area per unit area is increased, so that the ON-resistance is reduced.

Fig. 4 is a schematic sectional view of a 25 conventional MOS FET 51 in production. An N⁻-type

epitaxial layer 52 is provided in a surface of a silicon substrate. A P⁻-region 53 is provided on the epitaxial layer 52. A trench 54 is provided as extending through the P⁻-region 53 to the middle of the thickness of the 5 epitaxial layer 52. N⁺-type source regions 55 are respectively provided on edges of the trench 54. A gate oxide film 57 of silicon oxide is provided on an interior wall of the trench 54.

A gate electrode 56 of polysilicon imparted with 10 electrical conductivity by implantation of an impurity is provided in the trench 54. An electrode not shown is provided on the silicon substrate. When a predetermined voltage is applied between the electrode and the source regions 55 and the gate electrode 56 is kept at a 15 predetermined potential, an electric current (drain current) flows between the source regions 55 and the epitaxial layer 52. The drain current flows alongside the gate oxide film 57 through portions of the P⁻-region 53 adjacent to the gate oxide film 57.

20 The surface of the silicon substrate has a (100) plane orientation. Therefore, the surface of the epitaxial layer 52 (parallel to the surface of the silicon substrate) also has a (100) plane orientation. The P⁻-regions 53 and the source regions 55 are each formed 25 by implanting an impurity into the surface of the N⁻-type

epitaxial layer 52 and, hence, have the same crystallographic orientation as the silicon substrate and the epitaxial layer 52.

Interior side surfaces 54s of the trench 54 each 5 have a (100) plane orientation. Therefore, the drain current flows along planes each having a (100) plane orientation (hereinafter referred to as "(100) planes") in the P-regions 53. Thus, the field effect efficiently occurs in the silicon surface to form channels, so that 10 the ON-resistance is reduced.

MOS FETs having such a construction are disclosed in Japanese Unexamined Patent Publications No. 10-154809 (1998) and No. 10-154810 (1998).

With a recent trend toward thickness reduction of 15 the gate oxide film 57, however, the capacitance of the gate oxide film 57 (hereinafter referred to as "gate capacitance Q_g ") tends to be increased. This deteriorates the switching characteristic of the MOS FET 51, thereby increasing power consumption.

20 If the thickness of the gate oxide film 57 is increased, it is possible to reduce the gate capacitance Q_g to improve the switching characteristic of the MOS FET 51. However, the width of an inversion layer (channel) formed when the gate electrode 56 is kept at a predetermined 25 potential is reduced, as the thickness of the gate oxide

film 57 is increased (in the extreme case, no inversion layer is formed). Therefore, the increase of the thickness of the gate oxide film 57 increases the ON-resistance. That is, it is impossible to 5 simultaneously achieve the reduction of the ON-resistance and the improvement of the switching characteristic in the conventional MOS FET 51.

The ON-resistance can be reduced by reducing the thickness of portions of the gate oxide film 57 adjoining 10 the P⁻-regions 53. Therefore, the reduction of the ON-resistance and the improvement of the switching characteristic may simultaneously be achieved by reducing the thickness of the portions of the gate oxide film 57 adjoining the P⁻-regions 53, and increasing the thickness 15 of the other portion of the gate oxide film 57. However, such a structure cannot be realized for the following reason.

Since the trench 54 is formed perpendicularly to the silicon substrate, a bottom surface 54b of the trench 20 54 mainly has a (100) plane orientation like the interior side surface 54s. The formation of the gate oxide film 57 is typically achieved by thermally oxidizing the interior wall of the trench 54, so that the interior surfaces having the same plane orientation are oxidized 25 to the same thickness. Therefore, the portions of the

gate oxide film 57 on the interior side surfaces 54s and a portion of the gate oxide film 57 on the bottom surface 54b have substantially the same thickness, which is equal to a thickness $d_{(100)}$ resulting from the thermal oxidation of 5 the (100) plane of the crystalline silicon. Therefore, the capacitance C_{GS} per unit area of the portions of the gate oxide film 57 on the interior side surfaces 54s is virtually equal to the capacitance C_{GD} per unit area of the portion of the gate oxide film 57 on the bottom surface 10 54b.

Therefore, the increase of the thickness of the gate oxide film 57 reduces the gate capacitance Q_g to improve the switching characteristic, but increases the ON-resistance. Conversely, the reduction of the 15 thickness of the gate oxide film 57 reduces the ON-resistance, but increases the gate capacitance Q_g to deteriorate the switching characteristic.

It is also conceivable to allow the gate oxide film 57 to have different thicknesses on the interior side 20 surfaces 54s and on the bottom surface 54b by allowing the bottom surface 54b to have a plane orientation different from the plane orientation of the interior side surfaces 54s. More specifically, it is possible to achieve the aforesaid thickness relation of the gate oxide film 57 25 by allowing the interior side surfaces 54s to have a (100)

plane orientation and allowing the bottom surface 54b to have a specific plane orientation different from the (100) plane orientation.

However, the trench 54 has not only the interior 5 side surfaces 54s (hereinafter referred to as "first interior side surfaces") shown in Fig. 4 but also interior side surfaces (hereinafter referred to as "second interior side surfaces") which are oriented differently from the first interior side surfaces 54s (e.g., perpendicularly 10 to the first interior side surfaces 54s). If the bottom surface 54b has a plane orientation different from the (100) plane orientation, the second interior side surfaces also have the plane orientation different from the (100) plane orientation. Since the source regions 55 are 15 provided along all the edges of the trench 54, channels are formed in portions of the P-regions 53 alongside the second interior side surfaces.

Where the gate oxide film 57 is formed under the same conditions, a charge density (interfacial charge 20 density) Q_{ss} per unit area in an interface between the gate oxide film 57 and the surface having the plane orientation different from the (100) plane orientation tends to be greater than an interfacial charge density Q_{ss} in an interface between the gate oxide film 57 and the surface 25 having the (100) plane orientation. If the channel was

formed alongside the surface having a greater interfacial charge density Q_{ss} in the channel region, the operation reliability of the semiconductor device would be deteriorated due to greater fluctuations in gate threshold voltage.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a semiconductor device which has an improved switching characteristic.

10 It is another object of the present invention to provide a semiconductor device which has a reduced ON-resistance.

15 It is still another object of the present invention to provide a semiconductor device which has a higher reliability.

The semiconductor device according to the present invention comprises: a channel region of a first conductivity provided in a surface of a semiconductor substrate; a source region of a second conductivity different from the first conductivity, the source region being provided on an edge of a trench which extends through 20 the channel region; a gate oxide film provided on an interior wall of the trench; and a gate electrode provided in the trench in opposed relation to the channel region 25 with the intervention of the gate oxide film. The interior

wall of the trench includes a first interior side surface having a (100) plane orientation, and a second interior side surface having a plane orientation different from the plane orientation of the first interior side surface, 5 and the source region is disposed away from a portion of the gate oxide film provided on the second interior side surface.

According to the present invention, a predetermined voltage is applied between the source region and the 10 semiconductor substrate across the channel region, and the gate electrode is kept at a predetermined potential, whereby an electric current (drain current) flows through a portion of the channel region adjacent to the gate oxide film.

15 The source region is disposed away from the portion of the gate oxide film provided on the second interior side surface having the plane orientation different from the (100) plane orientation, so that the channel formation alongside the surface having a greater interfacial charge 20 density Q_{ss} can be avoided. Thus, the semiconductor device has a higher reliability.

The interior wall of the trench may further include a bottom surface having a major plane orientation with a higher areal atom density than the first interior side 25 surface. In this case, the first interior side surface

of the trench interior wall has the (100) plane orientation, and the bottom surface of the trench interior wall has the major plane orientation with a higher areal atom density than the surface having the (100) plane orientation.

5 Where formation of the gate oxide film is achieved by thermal oxidation of the trench interior wall, the thickness of the gate oxide film is increased as the areal atom density of the surface is increased. Therefore, a portion of the gate oxide film on the bottom surface has 10 a greater thickness than a portion of the gate oxide film on the first interior side surface. Thus, the capacitance of the portion of the gate oxide film on the bottom surface of the trench is reduced, whereby the overall gate capacitance Q_g is reduced.

15 Even if the thickness of the portion of the gate oxide film on the bottom surface is increased, the portion of the gate oxide film on the first interior side surface can have a reduced thickness. Thus, a broader inversion layer (channel) can be formed in a portion of the channel 20 region opposed to the gate electrode with the intervention of the gate oxide film portion on the first interior side surface. Therefore, the reduction of the ON-resistance and the improvement of the switching characteristic of the semiconductor device can simultaneously be achieved.

25 The semiconductor substrate may have an epitaxial

layer provided in the surface thereof. The channel region and the source region may each be formed by introducing an impurity into the epitaxial layer. The epitaxial layer has the same crystallographic orientation as the 5 semiconductor substrate, and the crystallographic orientation is not changed by the introduction of the impurity. The semiconductor substrate may be composed, for example, of silicon.

The surface of the semiconductor substrate may have 10 a plane orientation with a greater areal atom density than the surface having the (100) plane orientation.

The major plane orientation of the bottom surface of the trench provided perpendicularly to the semiconductor substrate is substantially the same as the 15 plane orientation of the surface of the semiconductor substrate. With the aforesaid arrangement, the bottom surface of the trench provided perpendicularly to the semiconductor substrate has a higher areal atom density than the surface having the (100) plane orientation and, 20 hence, can be oxidized to a greater thickness than the first interior side surface.

The surface of the semiconductor substrate may have, for example, a (110) plane orientation. In this case, the bottom surface of the trench provided perpendicularly 25 to the semiconductor substrate also mainly has a (110)

plane orientation.

In crystalline silicon, a (100) plane has an areal atom density of 6.8×10^{14} atoms (silicon atoms)/cm², and a (110) plane has an areal atom density of 9.6×10^{14} atoms/cm².

5 Therefore, the gate oxide film can be formed as having a smaller thickness on the first interior side surface and having a greater thickness on the bottom surface by the thermal oxidation of the interior wall of the trench.

The trench may include a plurality of trench
10 portions extending parallel to each other along the first interior side surface in the surface of the semiconductor substrate. In this case, the semiconductor device further comprises a lower resistance region of the first conductivity extending longitudinally of the trench
15 portions and intervening between the second interior side surface and the source region, the lower resistance region being imparted with a lower resistance by introduction of an impurity.

With this arrangement, where a counter
20 electromotive force is applied to the semiconductor device in a circuit, an electric current flows through the lower resistance region but not through a channel formation area in the channel region. Thus, the semiconductor device has a higher breakdown resistance against the counter
25 electromotive force.

Where the lower resistance region of the first conductivity is disposed alongside the second interior side surface, the channel formation alongside the second interior side surface in the channel region can assuredly 5 be prevented.

The first interior side surface has a greater length as measured along the surface of the semiconductor substrate than the second interior side surface.

With this arrangement, the source region is 10 elongated along the first interior side surface in the surface of the semiconductor substrate. Therefore, the channel formation area in the channel region can be broadened, so that the semiconductor device has a reduced ON-resistance.

15 The foregoing and other objects, features and effects of the present invention will become more apparent from the following description of the preferred embodiment with reference to the attached drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

20 Fig. 1 is a schematic perspective view illustrating a MOS FET partly in section according to one embodiment of the present invention;

Fig. 2 is a vertical sectional view of a trench of the MOS FET in production;

25 Fig. 3 is a schematic plan view of the MOS FET of

Fig. 1 as seen from the side of the trench; and
Fig. 4 is a schematic sectional view illustrating
a conventional MOS FET in production.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

5 Fig. 1 is a schematic perspective view illustrating
a MOS FET 1 partly in section according to one embodiment
of the present invention.

An N⁻-type epitaxial layer 3 (drain region) is
provided in a surface of the silicon substrate 2.
10 P⁻-regions 4 (channel regions) are provided on the
epitaxial layer 3.

A trench 5 is provided as extending through the
P⁻-regions 4 to the middle of the thickness of the epitaxial
layer 3. The trench 5 is generally perpendicular to the
15 silicon substrate 2. The trench 5 extends along the
surface of the silicon substrate 2 (perpendicularly to
a section of the MOS FET 1 shown in Fig. 1). The trench
5 includes a plurality of trench portions, which are
arranged generally parallel to each other in
20 juxtaposition.

A gate oxide film 6 of silicon oxide is provided
on an interior wall of the trench 5. N⁺-type source regions
7 are respectively provided on edges of the trench portions
of the trench 5. A P⁺-region 8 is provided between the
25 source region 7 provided on the edge of one of two adjacent

trench portions of the trench 5 and the source region 7 provided on the edge of the other trench portion as extending longitudinally of the trench portions. The P⁺-region 8 contains an impurity introduced therein at a 5 high concentration and, hence, has a higher conductivity (lower resistance) than the P⁻-region 4.

A gate electrode 9 of polysilicon imparted with electrical conductivity by, introduction of an impurity is provided in the trench 5. Therefore, the gate electrode 10 9 extends in the same direction as the trench 5.

An insulative layer 10 of silicon oxide is provided on the gate electrode 9. The insulative layer 10 entirely covers the gate electrode 9, but is illustrated as partly covering the gate electrode 9 in Fig. 1. A metal film 15 not shown is provided as a source region lead electrode on the source regions 7, the P⁺-regions 8 and the insulative layer 10.

An electrode 11 is provided on the silicon substrate 2. A predetermined voltage is applied between the 20 electrode 11 and the metal film, and the gate electrode 9 is kept at a predetermined potential, whereby an electric current (drain current) flows between the source regions 7 and the epitaxial layer 3. The drain current flows alongside the gate oxide film 6 through portions of the 25 P⁻-regions 4 adjacent to the gate oxide film 6. That is,

channels are formed in the portions of the P⁻-regions 4 adjacent to the gate oxide film 6.

If a counter electromotive force is applied to the MOS FET 1 in a circuit, an electric current flows through 5 the P⁺-regions 8 having a lower resistance but not through channel formation areas in the P⁻-regions 4. Thus, the MOS FET 1 has an increased breakdown resistance against the counter electromotive force.

Fig. 2 is a vertical sectional view of the trench 10 5 of the MOS FET 1 in production.

Referring to Figs. 1 and 2, the surface of the silicon substrate 2 has a (110) plane orientation. Therefore, the surface of the epitaxial layer 3 (parallel to the surface of the silicon substrate 2) also has a (110) plane 15 orientation. The P⁻-regions 4, the source regions 7 and the P⁺-regions 8 are each formed by introducing (e.g., implanting) the impurity into the N⁻-type epitaxial layer 3 and, hence have the same crystallographic orientation as the silicon substrate 2 and the epitaxial layer 3.

20 Interior side surfaces of the interior side wall 5s of the trench 5 extending longitudinally of the trench portions of the trench 5 (hereinafter referred to as "first interior side surfaces 5s₁") each have a (100) plane orientation. Therefore, the drain current flows through 25 portions of the P⁻-regions 4 adjacent to the first interior

side surfaces 5s₁ along a plane having the (100) plane orientation (hereinafter referred to as "(100) plane").

In general, the carrier mobility in crystalline silicon is greater along the (100) plane than along a plane 5 having any other plane orientation. Further, an interfacial charge density Q_{ss} in the (100) plane is smaller than an interfacial charge density Q_{ss} in the plane having any other plane orientation. Thus, the field effect 10 efficiently occurs in the silicon surface (in the interfaces between the gate oxide film 6 and the P⁻-regions 4) to form the channels, so that the portions of the P⁻-regions 4 adjacent to the first interior side surfaces 5s₁ have a lower ON-resistance.

Further, a bottom surface 5b of the trench 5 is 15 generally perpendicular to the first interior side surfaces 5s₁ (or is parallel to the surface of the silicon substrate 2). Therefore, the bottom surface 5b essentially has a (110) plane orientation.

Next, the capacitance of a portion of the gate oxide 20 film 6 on the first interior side surface 5s₁ will be compared with a portion of the gate oxide film 6 on the bottom surface 5b. In general, a capacitance C observed when a pair of electrodes are opposed to each other with the intervention of a dielectric (insulator) is expressed as $\epsilon S/d$, wherein 25 ϵ is the dielectric constant of the dielectric, S is the

area of a portion of the dielectric opposed to the electrodes, and d is the thickness of the dielectric disposed between the electrodes.

Since the gate oxide film 6 is composed of silicon oxide, its dielectric constant is virtually unchanged. Therefore, the capacitance C_{GS} per unit area of the portion of the gate oxide film 6 on the first interior side surface 5s₁ and the capacitance C_{GD} per unit area of the portion of the gate oxide film 6 on the bottom surface 5b depend on the thickness of the gate oxide film 6.

The gate oxide film 6 is formed by thermally oxidizing the interior wall of the trench 5. The thickness of an oxide film formed by thermally oxidizing crystalline silicon is increased, as the areal silicon atom density in a crystal plane is increased. The areal silicon atom density in the crystal plane varies depending on the crystallographic orientation. For example, the (100) plane has an areal atom density of 6.8×10^{14} atoms/cm², and a plane having a (110) plane orientation (hereinafter referred to as "(110) plane") has an areal atom density of 9.6×10^{14} atoms/cm². Further, a plane having a (111) plane orientation has an areal atom density of 11.8×10^{14} atoms/cm².

Therefore, the thickness $d_{(100)}$ of the portion of the gate oxide film 6 on the first interior side surface

5s₁ is smaller than the thickness $d_{(110)}$ of the portion of the gate oxide film 6 on the bottom surface 5b ($d_{(100)} < d_{(110)}$) . Accordingly, the capacitance C_{GD} per unit area of the portion of the gate oxide film 6 on the bottom surface 5b is smaller than the capacitance C_{GS} per unit area of the portion of the gate oxide film 6 on the first interior side surface 5s₁ ($C_{GS} > C_{GD}$) . Therefore, the gate capacitance Q_g of the MOS FET 1 can totally be reduced as compared with the conventional MOS FET in which the thickness of the gate oxide film 57 is wholly reduced (see Fig. 4) . Thus, the MOS FET 1 has an improved switching characteristic.

Further, broader (thicker) inversion layers (channels) can be formed in the portions of the P⁻-regions 15 4 opposed to the gate electrode 9 with the intervention of the gate oxide films 6 by reducing the thickness $d_{(100)}$ of the portions of the gate oxide film 6 on the first interior side surfaces 5s₁ . Thus, the ON-resistance can be reduced.

Fig. 3 is a schematic plan view of the MOS FET 1 20 of Fig. 1 as seen from the side of the trench 5. In Fig. 3, the insulative layer 10 is not shown.

The interior side wall 5s of the trench 5 also includes second interior side surfaces 5s₂ generally perpendicular to the first interior side surfaces 5s₁ . 25 Since the bottom surface 5b of the trench (the surface

of the silicon substrate 2) has the (110) plane and the first interior side surfaces 5s₁ each have the (100) plane, the second interior side surfaces 5s₂ each have a (110) plane. Therefore, portions of the gate oxide film 6 on 5 the second interior side surfaces 5s₂, like the portion of the gate oxide film 6 on the bottom surface 5b, each have a greater thickness than the portions of the gate oxide film on the first interior side surfaces 5s₁.

The source regions 7 are provided only on the edges 10 of the first interior side surfaces 5s₁ out of the edges of the trench 5. That is, the source regions 7 are disposed away from the portions of the gate oxide film 6 provided on the second interior side surfaces 5s₂. The P⁺-regions 8 are each opposed to the gate electrode 9 with the 15 intervention of the portions of the gate oxide film 6 on the second interior side surface 5s₂ (or are present between the gate electrode 9 and the source regions 7).

If the channels were formed alongside the surfaces having a greater interfacial charge density Q_{ss} in the 20 P⁻-regions 4, the operation reliability of the MOS FET 1 would be deteriorated due to greater fluctuations in gate threshold voltage. However, the source regions 7 are not provided along the second interior side surfaces 5s₂ each having the (110) plane, so that the channel formation along 25 the (110) planes in the P⁻-regions 4 is avoided. Thus,

the MOS FET 1 has higher reliability.

Further, the P⁺-regions 8 partly intervene between the second interior side surfaces 5s₂ and the source regions 7, thereby assuredly preventing the channel formation 5 alongside the second interior side surfaces 5s₂ in the P⁻-regions 4.

The first interior side surfaces 5s₁ each have a greater length as measured along the surface of the silicon substrate 2 than the second interior side surfaces 5s₂.
10 Since the source regions 7 are each elongated along the first interior side surfaces 5s₁ in the surface of the silicon substrate 2, the area of the source regions 7 per unit area of the silicon substrate 2 is increased. Therefore, the channel formation areas in the P⁻-regions
15 4 are broadened, so that the MOS FET 1 has a reduced ON-resistance.

While the embodiment of the present invention has thus been described, the present invention may be embodied in any other way. The inventive semiconductor device is
20 embodied as the N-channel transistor by way of example according to the embodiment described above, but may be embodied as a P-channel transistor. Besides the MOS FET, the inventive semiconductor device may be embodied as an IGBT (insulated gate bipolar transistor) or a like
25 semiconductor device.

While the present invention has been described in detail by way of the embodiment thereof, it should be understood that the foregoing disclosure is merely illustrative of the technical principles of the present 5 invention but not limitative of the same. The spirit and scope of the present invention are to be limited only by the appended claims.

This application corresponds to Japanese Patent Application No. 2003-099576 filed with the Japanese Patent 10 Office on April 2, 2003, the disclosure thereof being incorporated herein by reference.